




* LOCATED OTHER SIDE OF BOARD


590 BOARD




















C9	C10	C11	C12	C13
C14	C15	C16	C17	C18
C19	C20	C21	C22	C23
C24	C25	C26	C27	C28
C29	C30	C31	C32	C33
C34	C35	C36	C37	C38
C39	C40	C41	C42	C43
C44	C45	C46	C47	C48
C49	C50	C51	C52	C53
C54	C55	C56	C57	C58
C59	C60	C61	C62	C63
C64	C65	C66	C67	C68
C69	C70	C71	C72	C73
C74	C75	C76	C77	C78
C79	C80	C81	C82	C83
C84	C85	C86	C87	C88
C89	C90	C91	C92	C93
C94	C95	C96	C97	C98
C99	C100	C101	C102	C103












590 BOARD PINOUTS




590 BOARD PINOUTS (CONTINUED)















590 BOARD PINOUTS (CONTINUED)






592 BOARD PINOUTS









592 BOARD








592 BOARD


A Howard W. Sams **CIRCUITRACE** Photo






594 BOARD PINOUTS







A PHOTOFAC STANDARD NOTATION SCHEMATIC
WITH **CIRCUITRACE**

© Howard W. Sams & Co., Inc. 1980

594 BOARD

FOR SCHEMATIC LEGEND AND
NOTES SEE REAR COVER.

555 BOARD (CONTINUED)

F5XX	Address F5XX ₁₆
IA0-IA9	Internal Address
ID0-ID7	Internal Data
IIRQ	Internal Interrupt Request
IR	Interrupt Request
IR/W	Internal Read/Write
IØ2·VMA	Internal Phase Two·Valid Memory Address
PAPER	Paper
P.F. READY	Paper Feed Ready
P.F.STROBE	Paper Feed Strobe
PORT 0 CLOCK	Port 0 Clock
PORT 0 IN	Port 0 In
PORT 0 OUT	Port 0 Out
PORT 1 CLOCK	Port 1 Clock
PORT 1 IN	Port 1 In
PORT 1 OUT	Port 1 Out
PORT 2 CLOCK	Port 2 Clock
PORT 2 IN	Port 2 In
PORT 2 OUT	Port 2 Out
PORT 3 CLOCK	Port 3 Clock
PORT 3 IN	Port 3 In
PORT 3 OUT	Port 3 Out
PORT 15 CLOCK	Port 15 Clock
PORT 15 IN	Port 15 In
PORT 15 OUT	Port 15 Out
PRIME	Prime
PRINTER READY	Printer Ready
P.W. READY	Print Wheel Ready
P.W. STROBE	Print Wheel Strobe
RESTORE	Restore
R/W	Read/Write
SELECT	Select
STROBE	Strobe
WAIT	Wait
Ø2·VMA	Phase Two·Valid Memory Address

LEGEND FOR 590 BOARD SCHEMATIC

A0-A15	Address
B CYCLE	Byte Cycle
BD0-BD7	Bus Data
BLD	Byte Load
CBD	Computer Bus Direction
CBE	Computer Bus Enable
CHLD	Character Load
CL ADD	Clear Address
CNT	Count
DC LOAD	Disk Control Load
DD	Data Direction
D0-D7	Data
DD0-DD7	Disk Data
D HADDL	Disk Head Address Load
D INDEX	Disk Index
DI STATUS	Disk Input Status
DLY	Delay
DMA DONE	Direct Memory Access Done
DMA DONE 1	Direct Memory Access Done One
DMA DONE 2	Direct Memory Access Done Two
DMA RL	Direct Memory Access Register Load
DMA SR	Direct Memory Access Status Register
D READ CK	Disk Read Clock
D READ DATA	Disk Read Data
D READ EN	Disk Read Enable
D SCK	Disk Servo Clock
D WRITE CK	Disk Write Clock
D WRITE DATA	Disk Write Data
D WRITE EN	Disk Write Enable
EL1	End Load One
EL2	End Load Two
END	End
G2	Gate Two

Any $\bar{\text{Bar}}$ above any alphabetical or numerical combination indicates line active in a low (0) state.

590 BOARD (CONTINUED)

INDEX	Index
IR/W	Internal Read/Write
I STATUS	Input Status
MD0-MD7	Memory Data
MA0-MA15	Memory Address
MDD	Memory Data Direction
MDI0-MDI7	Memory Data In
MDO0-MD07	Memory Data Out
MPC	Memory Process Clear
MPS	Memory Process Set
MR/W	Memory Read/Write
MR/W1	Memory Read/Write One
ME	Memory Enable
M02-VMA	Memory Phase Two-Valid Memory Address
PD	Partial Decode
RD OFF	Read Offset
READ CK	Read Clock
READ DATA	Read Data
RDM INC	Read Memory Increment
RCK	Read Clock
SCK	Servo Clock
SCK1	Servo Clock One
SEEK STROBE	Seek Strobe
SL1	Start Load One
SL2	Start Load Two
START	Start
SQC	Sync QC
SYNC	Sync
WRITE DATA	Write Data
W02-VMA	Write Phase Two-Valid Memory Address
μ P POWER	Microprocessor Power
02	Phase Two
02-VMA	Phase Two-Valid Memory Address

LEGEND FOR 592 BOARD SCHEMATIC

A	Disk Address A
ADD0-ADD8	Address Disk
B	Disk Address B
C LOAD	Control Load
DC LOAD	Disk Control Load
DD0-DD7	Disk Data
D HADDL	Disk Head Address Load
D INDEX	Disk Index
DI STATUS	Disk Input Status
DK SEL	Disk Select
DRD CLK	Disk Read Clock
DRD DATA	Disk Read Data
D READ EN	Disk Read Enable
D SCK	Disk Servo Clock
D WRITE CLK	Disk Write Clock
D WRITE DATA	Disk Write Data
D WRITE EN	Disk Write Enable
FHDADD0-FHDADD8	Fixed Head Address
HADDL	Head Address Load
HDADD1	Head Selection Address Line
HDADD2	Head Selection Address Line
HDADD4	Head Selection Address Line
HDADD8	Head Selection Address Line
ILLEGAL ADD	Illegal Address
INDEX A	Index A
I STATUS	Input Status
MAINT	Maintenance
MHDCURSENSE	Moving Head Current Sense
MHD MULTSEL	Multiple Moving Head Selected
M MODE	Maintenance Mode
MOV HDS	Moving Heads
OFF FWR	Offset Forward
OFF REV	Offset Reverse
PWR OK	Power OK

Any $\overline{\text{Bar}}$ above any alphabetical or numerical combination indicates line active in a low (0) state.

592 BOARD (CONTINUED)

PWR RST	Power Reset
RDCLK	Read Clock
RDDATA	Read Data
READ EN	Read Enable
READY	Ready
RESTORE	Restore
SCK	Servo Clock
SEEK COMPLETE	Seek Complete
SEEK LATE	Seek Late
SEEK STROBE	Seek Strobe
SEEK STROBE DLY	Seek Strobe Delayed
SEEK STROBE 1	Seek Strobe One
STR EARLY	Strobe Early
STR LATE	Strobe Late
μ P POWER	Microprocessor Power
WRITE CLK	Write Clock
WRITE DATA	Write Data
WRITE EN	Write Enable
WRT ADD MK	Write Address Mark
0 HEAD	Zero Head









LEGEND FOR 594 BOARD SCHEMATIC

C LOAD	Control Load
D INDEX	Disk Index
D HADDL	Disk Head Address Load
D READ EN	Disk Read Enable
D WRITE CLK	Disk Write Clock
D WRITE DATA	Disk Write Data
D WRITE EN	Disk Write Enable
DC LOAD	Disk Control Load

594 BOARD (CONTINUED)

DD0-DD7	Disk Data
DI STATUS	Disk Input Status
DRD CLK	Disk Read Clock
DRD DATA	Disk Read Data
FAULT CLEAR	Fault Clear
HADDL	Head Address Load
HD1, HD2, HD4, HD8	Head Selection Address Lines
I STATUS	Input Status
PLO CLK	Phase Lock Osc Clock
READY	Ready
SEEK COMPLETE	Seek Complete
STEP DIR	Step Direction
TRACK 0	Track Zero
WRITE CLK	Write Clock
WRITE FAULT	Write Fault

SCHEMATIC NOTES

-  Circuitry not used in some versions.
-  Circuitry used in some versions.
-  Optional part. Value determined by application
-  Ground
-  Common tie point
-  Chassis
-  Flame retardant resistor
-  See parts list

Item numbers in rectangles appear in the alignment/adjustment instructions.
Supply voltage maintained as shown in input.
Voltages measured with digital meter.
Terminal identification may not be found on unit.
Resistors are 1/4W or less, 5% unless noted.
Value in () used in some versions.